

PHNL030347

PCT/IB2004/050321

## CLAIMS:

1. Method of forming a semiconductor device having a gate, comprising:
  - providing a first layer (6) of amorphous gate material,
  - doping (8) the first layer (6) of amorphous gate material, thus forming a doped first layer of amorphous gate material,
  - 5 - thermally activating the doped first layer of gate material, thus forming an activated first layer of gate material (10), and
  - providing a second layer (16) of gate material on top of the activated first layer of gate material (10).
- 10 2. A method according to claim 1, wherein the first and second layers of gate material (6, 10) are silicon-based.
3. A method according to claim 1, further comprising patterning the second layer (16) of gate material and the activated first layer of gate material (10) to form one or more  
15 gates on the substrate (2).
4. A method according to claim 1, wherein providing a first layer (6) of amorphous gate material includes forming a layer of amorphous gate material having a thickness of about 10 nm to 40 nm, preferably about 20 nm to 30 nm.  
20
5. A method according to claim 1, wherein providing a second layer (16) of gate material includes forming a layer of gate material having a thickness of about 50 nm to 150 nm, preferably about 70 nm to 130 nm.
- 25 6. An MIS type semiconductor device, comprising:
  - a semiconductor substrate (2),
  - a gate electrode formed on the gate insulating film and formed of gate material,wherein the gate electrode comprises:

PHNL030347

PCT/IB2004/050321

10

- a first layer (10) of activated crystalline gate material having a first side oriented towards a substrate (2) and a second side oriented away from the substrate (2), the first layer (10) of activated crystalline gate material having a doping level of  $10^{19}$  ions/cm<sup>3</sup> or higher, and

5                   - a second layer (16) of gate material at the second side of the first layer (10) of activated crystalline gate material.

7.               A semiconductor device according to claim 6, wherein the first layer (10) of activated crystalline gate material has a doping level of  $10^{20}$  ions/cm<sup>3</sup> or higher, preferably  
10    $5 \times 10^{20}$  ions/cm<sup>3</sup> or higher.

8.               An MIS type semiconductor device according to claim 6, wherein the doping implant in the activated gate material has an abruptness of 2 nm or more, preferably 1.5 nm or more, most preferred about 1 nm.

15

9.               A semiconductor device according to claim 6, wherein the second layer (16) of gate material consists of amorphous gate material.

10.              A semiconductor device according to claim 6, wherein the second layer (16) of  
20   gate material consists of polycrystalline gate material.

11.              A semiconductor device according to claim 6, wherein the grain size in the second layer is below 40 nm, preferably below 30 nm.

25   12.              A semiconductor device according to claim 6, wherein the first layer is crystalline or very fine-grained, with grains below 5 nm.

13.              A semiconductor device according to claim 6, wherein a gate insulator (4) is provided between the semiconductor substrate (2) and the gate electrode.

30

14.              A semiconductor device according to claim 6, wherein the device is a transistor.